Home   EDA/EDA Tools   FPGAs/PLDs/CPLDs & Structured ASICs   Intellectual Property   ESL Design   Special Topics/Feature Articles   Vendor/Organization Directory 
 News   Major RSS News Feeds   Articles Online   Tutorials, White Papers, etc.   Webcasts   Online Resources   Software   Tech Books   Conferences & Seminars 
 You are at: The item(s) you requested. Thursday, December 04, 2008
Alliance Launched to Develop the Next Generation of Supercomputers  
 Printer friendly
 E-Mail Item URL

May 25, 2005 -- The FHPCA (FPGA High Performance Computing Alliance) was launched today in Edinburgh. The group comprises leading technology companies, academics and the public sector who will work together over the next two years to design and build a 64 node FPGA based super computer, capable of achieving processing speeds in excess of 1 Teraflop. The computer will be built using commercial off the shelf (COTS) technology from alliance members. To demonstrate the system's power and flexibility the alliance will then select and port, three existing super computer applications from science and industry, these applications will be selected in June 2005.

The new supercomputer, which will be the most powerful of its type in the world, will be owned and operated by the EPCC (Edinburgh Parallel Computing Centre) at the University of Edinburgh. Visiting researchers will be able to arrange access to the FHPCA system for three month research programmes via the EPPC, during which time they will be supported by members of the Alliance to port their applications to the system.

During the program, the alliance will be funding six EngD studentships and will develop "tool kits" for FPGA based high performance computing, together with a body of intellectual property which will be made available for licence. Currently, few standards exist to guide engineers developing FPGA based computer systems, so by collaborating in this development the technology partners expect to be able to increase the interoperability and accessibility of their technology to engineers and scientists.

A key aim of the project is enabling new and existing applications to benefit from the advantages of FPGA Computing. The Alliance will be a catalyst for knowledge transfer by appointing a Technology Translator acting as a bridge between the technology experts and the application community. The Alliance will also provide expertise to allow companies to develop the new skills necessary to embrace the technology and create materials to train the Electronic Design Engineers and Computer Scientists to be able to apply the knowledge created by the project.

The FPGA High Performance Computing Alliance was founded by Algotronix, a UK supplier of technical due diligence on semiconductor and semiconductor intellectual property (IP) companies; Alpha Data, set up in 1993 to provide state-of-the-art solutions for compute-intensive applications; the Edinburgh Parallel Computing Centre (EPCC), the largest high performance computing center which also manages Europe's biggest Supercomputer, called HPCx; the Institute for System Level Integration (ISLI), a collaboration between Edinburgh, Glasgow, Heriot-Watt, and Strathclyde universities; Nallatech, which has been delivering innovative high-performance FPGA computing solutions to global blue-chip companies for over a decade; and Xilinx.

Go to the FHPCA (FPGA High Performance Computing Alliance) website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail FHPCA (FPGA High Performance Computing Alliance) for more information.

Read more about
FHPCA (FPGA High Performance Computing Alliance)
on SOCcentral.com


Keywords: FHPCA (FPGA High Performance Computing Alliance),
199/13579 5/25/2005 1469 250
Designer's Marketplace



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Art Imitating Life: Hardware Development Imitating Software Development


Glenn Perry
General Manager,
ESL & Design Creation
Mentor Graphics Corp.

ESL Chat

What's the Role of Conferences and Trade Shows, Anyway?


Grant Martin
Chief Scientist
Tensilica, Inc.

ESL Chat Archive

Odd Parity

We Can't Go on
Meeting Like This


Mike Donlin
Senior Editor
SOCcentral.com

Odd Parity Archive

Featured SOCcentral
Articles for October

When Silicon Processes Shrink, Test Needs Expand

Electrical Fuse Makes Repairable memory Testing Easy

Maximizing Test Efficiency with BIST

Small Delay Defect Testing

Special Topics/Feature Articles
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
HW/SW Co-Design & Co-Verification
Logic & Physical Synthesis
On-Chip Interconnect
Power Analysis, Optimization
& Low-Power Design
Reconfigurable Computing
Signal Integrity
SystemC
SystemVerilog
Transaction Level Modeling (TLM)
Verilog
VHDL

The 45th Design Automation Conference is now history!. So make sure to visit our After DAC section to read about the product and technology developments that were the highlights of DAC 2008.

Share your ideas.
Ask a question.
Provide an answer.

Participate in an
SOCcentral Forum

SOCcentral Chat
SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA/CPLD Design
PCB Design
DSP Design
Digital Design

Analog Design
Mixed-Signal Design
DFT
VHDL
Verilog
SystemC
SystemVerilog



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs & Structured ASICs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles 
News  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  Vendor & Organization Directory About SOCcentral.com
Copyright 2003-2008   Tech Pro Communications   P.O. Box 148   Jamison, PA 18929   VoIP: 215-469-3771   Cell: 603-440-8137
1  Execution time: less than 1 second(s)